View 27C2100-70_1605646.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

features ? 128k x 16 organization(mx27c2048, jedec pin out) ? 256k x 8 or 128k x 16 organization(mx27c2100, rom pin out compatible) ? +12.5v programming voltage ? fast access time: 55/70/90/120/150 ns ? totally static operation ? completely ttl compatible ? operating current: 40ma ? standby current: 100ua ? package type: - 40 pin plastic dip - 44 pin plcc(mx27c2048) general description the mx27c2100/2048 is a 5v only, 2m-bit, one time programmable read only memory. it is organized as 128k words by 16 bits per word(mx27c2048), 256k x 8 or 128k x 16(mx27c2100), operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. all programming signals are ttl levels, requiring a single pulse. for p/n: pm0158 1 rev. 4.5, jan. 14, 2003 programming outside from the system, existing eprom programmers may be used. the mx27c2100/2048 supports a intelligent fast programming algorithm which can result in programming times of less than one minute. this eprom is packaged in industry standard 40 pin dual-in-line package and 44 lead plcc package. pin configurations pdip(mx27c2048) block diagram (mx27c2048) plcc(mx27c2048) mx27c2100/27c2048 2m-bit [256kx8/128x16] cmos eprom mx27c2048 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 vpp ce q15 q14 q13 q12 q11 q10 q9 q8 gnd q7 q6 q5 q4 q3 q2 q1 q0 oe 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 vcc pgm a16 a15 a14 a13 a12 a11 a10 a9 gnd a8 a7 a6 a5 a4 a3 a2 a1 a0 mx27c2048 q12 q11 q10 q9 q8 gnd nc q7 q6 q5 q4 a13 a12 a11 a10 a9 gnd nc a8 a7 a6 a5 q13 q14 q15 ce vpp nc vcc pgm a16 a15 a14 q3 q2 q1 q0 oe nc a0 a1 a2 a3 a4 64440 39 34 29 7 12 17 18 23 28 1 control logic output buffers q0~q15 ce pgm oe a0~a16 address inputs y-decoder x-decoder y-select 2m bit cell maxtrix vcc vss vpp . . . . . . . . . . . . . . . . pin description(mx27c2048) symbol pin name a0~a16 address input q0~q15 data input/output ce chip enable input oe output enable input pgm program enable input vpp program supply voltage vcc power supply pin (+5v) gnd ground pin
2 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 pin configurations pdip(mx27c2100) block diagram (mx27c2100) symbol pin name a0~a16 address input q0~q14 data input/output ce chip enable input oe output enable input byte/vpp word/byte selection /program supply voltage q15/a-1 q15(word mode)/lsb addr. (byte mode) vcc power supply pin (+5v) gnd ground pin pin description(mx27c2100) truth table of byte function(mx27c2100) byte mode(byte = gnd) ce oe q15/a-1 mode q0-q7 supply current h x x non selected high z standby(icc2) l h x non selected high z operating(icc1) l l a-1 input selected dout operating(icc1) word mode(byte = vcc) ce oe q15/a-1 mode q0-q14 supply current h x high z non selected high z standby(icc2) l h high z non selected high z operating(icc1) l l dout selected dout operating(icc1) note : x = h or l mx27c2100 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 nc a7 a6 a5 a4 a3 a2 a1 a0 ce gnd oe q0 q8 q1 q9 q2 q10 q3 q11 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 a8 a9 a10 a11 a12 a13 a14 a15 a16 byte/vpp gnd q15/a-1 q7 q14 q6 q13 q5 q12 q4 vcc control logic output buffers q0~q14 q15/a-1 ce oe byte/vpp a0~a16 address inputs y-decoder x-decoder y-select 2m bit cell maxtrix vcc gnd . . . . . . . . . . . . . . . .
3 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 functional description the programming of the mx27c2100/2048 when the mx27c2100/2048 is delivered, or it is erased, the chip has all 2m bits in the "one", or high state. "zeros" are loaded into the mx27c2100/2048 through the procedure of programming. for programming, the data to be programmed is applied with 16 bits in parallel to the data pins. vcc must be applied simultaneously or before vpp, and removed simultaneously or after vpp. when programming an mxic eprom, a 0.1uf capacitor is required across vpp and ground to suppress spurious voltage transients which may damage the device. fast programming the device is set up in the fast programming mode when the programming voltage vpp = 12.75v is applied, with vcc = 6.25 v and pgm = vil(or oe = vih) (algorithm is shown in figure 1). the programming is achieved by applying a single ttl low level 100us pulse to the pgm input after addresses and data line are stable. if the data is not verified, an additional pulse is applied for a maximum of 25 pulses. this process is repeated while sequencing through each address of the device. when the programming mode is completed, the data in all address is verified at vcc = vpp = 5v 10%. program inhibit mode programming of multiple mx27c2100/2048's in parallel with different data is also easily accomplished by using the program inhibit mode. except for ce and oe, all like inputs of the parallel mx27c2100/2048 may be common. a ttl low-level program pulse applied to an mx27c2100/2048 ce input with vpp = 12.5 0.5 v will program the mx27c2100/2048. a high-level ce input inhibits the other mx27c2100/2048s from being programmed. program verify mode verification should be performed on the programmed bits to determine that they were correctly programmed. the verification should be performed with oe and ce at vil(for mx27c2048), oe at vil, ce at vih(for mx27c2100) and vpp at its programming voltage. auto identify mode the auto identify mode allows the reading out of a binary code from an eprom that will identify its manufacturer and device type. this mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. this mode is functional in the 25 c 5 c ambient temperature range that is required when programming the mx27c2100/2048. to activate this mode, the programming equipment must force 12.0 0.5 v on address line a9 of the device. two identifier bytes may then be sequenced from the device outputs by toggling address line a0 from vil to vih. all other address lines must be held at vil during auto identify mode. byte 0 ( a0 = vil) represents the manufacturer code, and byte 1 (a0 = vih), the device identifier code. for the mx27c2100/2048, these two identifier bytes are given in the mode select table. all identifiers for manufacturer and device codes will possess odd parity, with the msb (q15) defined as the parity bit. read mode the mx27c2100/2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. chip enable (ce) is the power control and should be used for device selection. output enable (oe) is the output control and should be used to gate data to the output pins, independent of device selection. assuming that addresses are stable, address access time (tacc) is equal to the delay from ce to output (tce). data is available at the outputs toe after the falling edge of oe's, assuming that ce has been low and addresses have been stable for at least tacc - t oe. word-wide mode with byte/vpp at vcc 0.2v outputs q0-7 present data q0-7 and outputs q8-15 present data q8-15, after ce and oe are appropriately enabled.
4 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 byte-wide mode with byte/vpp at gnd 0.2v, outputs q8-15 are tri- stated. if q15/a-1 = vih, outputs q0-7 present data bits q8-15. if q15/a-1 = vil, outputs q0-7 present data bits q0-7. standby mode the mx27c2100/2048 has a cmos standby mode which reduces the maximum vcc current to 100 ua. it is placed in cmos standby when ce is at vcc 0.3 v. the mx27c2100/2048 also has a ttl-standby mode which reduces the maximum vcc current to 1.5 ma. it is placed in ttl-standby when ce is at vih. when in standby mode, the outputs are in a high-impedance state, independent of the oe input. two-line output control function to accommodate multiple memory connections, a two- line control function is provided to allow for: 1. low memory power dissipation, 2. assurance that output bus contention will not occur. it is recommended that ce be decoded and used as the primary device-selecting function, while oe be made a common connection to all devices in the array and connected to the read line from the system control bus. this assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device. system considerations during the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of chip enable. the magnitude of these transient current peaks is dependent on the output capacitance loading of the device. at a minimum, a 0.1 uf ceramic capacitor (high frequency, low inherent inductance) should be used on each device between vcc and gnd to minimize transient effects. in addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on eprom arrays, a 4.7 uf bulk electrolytic capacitor should be used between vcc and gnd for each eight devices. the location of the capacitor should be close to where the power supply is connected to the array.
5 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 mode select table (mx27c2100) byte/ mode ce oe a9 a0 q15/a-1 vpp(5) q8-14 q0-7 read (word) vil vil x x q15 out vcc q8-14 out q0-7 out read (upper byte) vil vil x x vih gnd high z q8-15 out read (lower byte) vil vil x x vil gnd high z q0-7 out output disable vil vih x x high z x high z high z standby vih x x x high z x high z high z program vil vih x x q15 in vpp q8-14 in q0-7 in program verify vih vil x x q15 out vpp q8-14 out q0-7 out program inhibit vih vih x x high z vpp high z high z manufacturer code(3) vil vil vh vil 0b vcc 00h c2h device code(3) vil vil vh vih 0b vcc 01h 8ah notes: 1. vh = 12.0 v 0.5 v 2. x = either vih or vil 3. a1 - a8 = a10 - a16 = vil(for auto select) 4. see dc programming characteristics for vpp voltage during programming. notes: 1. vh = 12.0v 0.5v 2. x = either vih or vil. 3. a1 - a8, a10 - a16 = vil(for auto select) 4. see dc programming characteristics for vpp voltages. 5. byte/vpp is intended for operation under dc voltage conditions only. mode select table (mx27c2048) pins mode ce oe pgm a0 a9 vpp outputs read vil vil vih x x vcc dout output disable vil vih vih x x vcc high z standby (ttl) vih x x x x vcc high z standby (cmos) vcc 0.3v x x x x vcc high z program vil vih vil x x vpp din program verify vil vil vih x x vpp dout program inhibit vih x x x x vpp high z manufacturer code(3) vil vil x vil vh vcc 00c2h device code(3) vil vil x vih vh vcc 0122h
6 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 start address = first location vcc = 6.25v vpp = 12.75v x = 0 program one 50us pulse increment x x = 25? verify byte last address vcc = vpp = 5.25v device passed verify all bytes ? device failed increment address interactive section verify section fail pass yes pass no yes no fail figure 1. fast programming flow chart fail ?
7 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 switching test circuits switching test waveforms device under test diodes = in3064 or equivalent cl = 100 pf including jig capacitance (30pf for mx27c2100/2048-70 and mx27c2048-55) 6.2k ohm 1.8k ohm +5v cl 2.0v 0.8v test points input 2.0v 0.8v output ac testing: ac driving levels are 3.0v/0v. input pulse rise and fall times are < 10ns. ac driving levels 1.5v test points input 1.5v output ac testing: (1) ac driving levels are 3.0v/0v for commercial grade. input pulse rise and fall times are < 10ns. (2) for mx27c2100/2048-70 and mx27c2048-55. ac driving levels
8 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 dc characteristics symbol parameter min. max. unit conditions voh output high voltage 2.4 v ioh = -0.4ma vol output low voltage 0.4 v iol = 2.1ma vih input high voltage 2.0 vcc + 0.5 v vil input low voltage -0.3 0.8 v ili input leakage current -10 10 ua vin = 0 to 5.5v ilo output leakage current -10 10 ua vout = 0 to 5.5v icc3 vcc power-down current 100 ua ce = vcc 0.3v icc2 vcc standby current 1.5 ma ce = vih icc1 vcc active current 40 ma ce = vil, f=5mhz, iout = 0ma ipp vpp supply current read 10 ua ce = oe = vil, vpp = 5.5v notice: stresses greater than those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended period may affect reliability. notice: specifications contained within the following tables are subject to change. dc/ac operating conditions for read operation capacitance ta = 25 o c, f = 1.0 mhz (sampled only) symbol parameter typ. max. unit conditions cin input capacitance 8 12 pf vin = 0v cout output capacitance 8 12 pf vout = 0v cvpp vpp capacitance 18 25 pf vpp = 0v mx27c2048 mx27c2100/2048 -55 -70 -90 -12 -15 operating temperature commercial 0 c to 70 c0 c to 70 c0 c to 70 c0 c to 70 c0 c to 70 c vcc power supply 5v 10% 5v 10% 5v 10% 5v 10% 5v 10% absolute maximum ratings rating value ambient operating temperature 0 o c to 70 o c storage temperature -65 o c to 125 o c applied input voltage -0.5v to 7.0v applied output voltage -0.5v to vcc + 0.5v vcc to ground potential -0.5v to 7.0v a9 & vpp -0.5v to 13.5v
9 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 ac characteristics 2100/2048-55 2100/2048-70 2100/2048-90 symbol parameter min. max. min. max. min. max. unit conditions tacc address to output delay 55 70 90 ns ce = oe = vil tce chip enable to output delay 55 70 90 ns oe = vil toe output enable to output delay 30 30 40 ns ce = vil tdf oe high to output float, 0 15 0 15 0 25 ns or ce high to output float toh output hold from address, 0 0 0 ns ce or oe which ever occurred first ac characteristics 2100/2048-12 2100/2048-15 symbol parameter min. max. min. max. unit conditions tacc address to output delay 120 150 ns ce = oe = vil tce chip enable to output delay 120 150 ns oe = vil toe output enable to output delay 50 65 ns ce = vil tdf oe high to output float, 0 35 0 50 ns or ce high to output float toh output hold from address, 0 0 ns ce or oe which ever occurred first ac characteristics 27C2100-70 27c2100-90 27c2100-12 27c2100-15 symbol parameter min. max. min. max. min. max. min. max. unit tbha byte access time 70 90 120 150 ns tohb byte output hold time 0 0 0 0 ns tbhz byte output delay time 70 70 70 70 ns tblz byte output set time 10 10 10 10 ns
10 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 ac programming characteristics ta = 25 o c 5 c symbol parameter min. max. unit conditions tas address setup time 2.0 us toes oe setup time 2.0 us tds data setup time 2.0 us tah address hold time 0 us tdh data hold time 2.0 us tdfp out put enable to output float delay 0 130 ns tvps vpp setup time 2.0 us tpw pgm program pulse width 95 105 us tvcs vcc setup time 2.0 us tces ce setup time 2.0 us toe data valid from oe 150 ns dc programming characteristics ta = 25 o c 5 c symbol parameter min. max. unit conditions voh output high voltage 2.4 v ioh = -0.40ma vol output low voltage 0.4 v iol = 2.1ma vih input high voltage 2.0 vcc + 0.5 v vil input low voltage -0.3 0.8 v ili input leakage current -10 10 ua vin = 0 to 5.5v vh a9 auto select voltage 11.5 12.5 v icc3 vcc supply current (program & verify) 50 ma ipp2 vpp supply current(program) 30 ma ce = vil, oe = vih vcc1 fast programming supply voltage 6.00 6.50 v vpp1 fast programming voltage 12.5 13.0 v
11 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 waveforms(mx27c2048) read cycle (word mode) fast programming algorithm waveform address inputs data out oe ce data address valid data tdf tacc tce toe toh addresses ce oe pgm data vpp vcc vih vil vpp1 vcc vcc1 vcc vih vil vih vil vih vil data out valid hi-z data in stable tas tvps tvcs tces toe max tpw tds tdh toes tdfp tah program verify program
12 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 waveforms(mx27c2100) read cycle (byte mode) fast programming algorithm waveform addresses ce oe data byte/vpp vcc vih vil vpp1 vcc vcc1 vcc vih vil vih vil data out valid data set valid address tas tvps tvcs toe tpw tds tdh toes tdfp tah verify program tacc toh tbha tblz tohb tbhz high-z valid data valid data high-z a-1 byte/vpp q0-q7 q15-q8 valid data
13 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 plastic package part no. access time operating current standby current package (ns) max.(ma) max.(ua) mx27c2100pc-70 70 40 100 40 pin dip(rom pin out) mx27c2100pc-90 90 40 100 40 pin dip(rom pin out) mx27c2100pc-12 120 40 100 40 pin dip(rom pin out) mx27c2100pc-15 150 40 100 40 pin dip(rom pin out) mx27c2048pc-55 55 40 100 40 pin dip(jedec pin out) mx27c2048pc-70 70 40 100 40 pin dip(jedec pin out) mx27c2048pc-90 90 40 100 40 pin dip(jedec pin out) mx27c2048pc-12 120 40 100 40 pin dip(jedec pin out) mx27c2048pc-15 150 40 100 40 pin dip(jedec pin out) mx27c2048qc-55 55 40 100 44 pin plcc mx27c2048qc-70 70 40 100 44 pin plcc mx27c2048qc-90 90 40 100 44 pin plcc mx27c2048qc-12 120 40 100 44 pin plcc mx27c2048qc-15 150 40 100 44 pin plcc ordering information
14 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 package information
15 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003
16 mx27c2100/27c2048 p/n: pm0158 rev. 4.5, jan. 14, 2003 revision history revision no. description page date 3.0 switching test waveforms: for 90/120/150ns, the ac 10/23/1996 driving level are revised from 2.4v/0.4v to 3.0v/0v. 4.0 1)eliminate interactive programming mode. 6/13/1997 2)40-cdip package quartz len, change to square shape. 4.1 ipp : 100ua----> 10ua 8/8/1997 4.2 cancel ceramic dip package type p1,2,3,13,14 mar/01/2000 4.3 cancel "ultraviolet erasable" wording in general description p1 aug/22/2001 to modify package information p14~16 4.4 to modify package information p14~16 nov/19/2002 4.5 1. to remove 10 x 14mm 40-tsop package type. p1,13,16 jan/14/2003 2. to modify 40-pdip package information p14
mx27c2100/27c2048 m acronix i nternational c o., l td. headquarters: tel:+886-3-578-6688 fax:+886-3-563-2888 europe office: tel:+32-2-456-8020 fax:+32-2-456-8021 japan office: tel:+81-44-246-9100 fax:+81-44-246-9105 singapore office: tel:+65-348-8385 fax:+65-348-8096 taipei office: tel:+886-2-2509-3300 fax:+886-2-2509-2200 m acronix a merica, i nc. tel:+1-408-453-8088 fax:+1-408-453-8488 chicago office: tel:+1-847-963-1900 fax:+1-847-963-1909 http : //www.macronix.com macronix international co., ltd. reserves the right to change product and specifications without notice.

▲Up To Search▲

Price & Availability of 27C2100-70

	To Download 27C2100-70 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .